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Abstract: In the current era, the desire for high boost DC-to-DC converter development has increased.
Notably, there has been voltage gain improvement without adding extra power switches, and a
large number of passive components have advanced. Magnetically coupled isolated converters
are suggested for the higher voltage gain. These converters use large size inductors, and thus the
non-isolated traditional boost, Cuk and Sepic converters are modified to increase their gain by adding
an extra switch, inductors and capacitors. These converters increase circuit complexity and become
bulky. In this paper, we present a hybrid high voltage gain non-isolated single switch converter for
photovoltaic applications. The proposed converter connects the standard conventional Cuk and
boost converter in parallel for providing continuous current mode operation with the help of a
single power switch, which gives less voltage stress on controlled switch and diodes. The proposed
hybrid topology uses a single switch with a lower component-count and provides a higher voltage
gain than non-isolated traditional converters. The converter circuit mode of operation, operating
performance, mathematical derivations and steady-state exploration and circuit parameters design
procedures are deliberated in detail. The proposed hybrid converter circuit components, voltage gain
and performance, were compared with other topologies in the literature. The MATLAB/Simulink
simulation study and microcontroller-based experimental laboratory prototype of 150 W were
implemented. The simulation study and experimentation results were confirmed to be a satisfactory
agreement with the theoretical analysis. This topology produced non-inverting output in continuous
input current mode using a single switch with high voltage gain (≈5.116 gain) with a maximum
efficiency of 92.2% under full load.
Keywords: DC-to-DC converter; single switch high voltage gain converter; non-isolated DC-to-DC
converter; low voltage stress; higher voltage gain
Energies 2020, 13, 2312; doi:10.3390/en13092312 www.mdpi.com/journal/energies
Energies 2020, 13, 2312 2 of 24
1. Introduction
Due to the increase in energy demand, large amounts of conventional energy have been consumed,
which is very dangerous due to their CO2 emissions. For example, all countries are keen on replacing
conventional energy sources with non-conventional sources. Researchers are currently exploring
power converters and interfacing circuits to meet out-migration. Non-conventional sources such as
wind energy [1,2], photovoltaic (PV) [3,4] and hydrogen-powered fuel cells (FC) [5,6] are leading
sources for meeting commercial and industrial demands. A PV-powered power system consists of
PV modules coupled in a series as well as parallel combinations that are fed to the required DC
voltage through the DC-to-DC converter, which is then converted as a DC-to-AC source through
the inverter [7]. The controller development of DC-to-DC converters using a fuzzy logic controller
and sliding mode control has recently gained attention. Those converters are used in a microgrid
that minimizes the instability effects in [8,9]. For optimizing the performance of the converter, an
optimization algorithm was used to tune the controller’s coefficients [9]. A constant power load in a
shipboard DC microgrid was investigated for the finite time by adopting the finite-time disturbance
observer method [10]. The estimated load power was then received by the fixed-time terminal sliding
mode controller to stabilize the entire marine power grid as well as tracking the reference voltage of the
DC bus in a fixed time independent of initial conditions. For a high-efficiency PV system, a dual-power
stage micro-inverter (high voltage gain DC-to-DC converter + DC-to-AC inverter) was issued in the
market. In many industrial applications such as those found in the automotive, telecommunication
and shipping industries, systems need higher voltage gain DC-to-DC converters with large input
current [11–13]. These converters typically boost the range from 24–60 V to 100–300 V. For example,
automotive headlamps need 48/100/120 V range, but the vehicle battery capacity can only deliver
12/24/48 V. For these situations, high voltage converters are suggested with high voltage gain [14,15].
According to the theoretical calculations, the conventional boost converter can offer a high duty ratio
with infinite voltage gain. However, in a practical case, it is limited due to the inductor saturation
limits. Besides, any DC-to-DC converter, which needs to provide a high output voltage and high
power conversion, draws large input current; hence, the power switches metal-oxide-semiconductor
field-effect transistor (MOSFET) and diode) are needed to handle the voltage stress.
Topologies have presented numerous single switch converters in the literature to provide the high
step-up voltage conversion [14–20]. These converters have some limitations for their voltage gain,
which is mainly because of the inductors, power semiconductor switches and the parasitic elements of
those converters. Hence, a researcher has recommended using a step-up transformer with a converter
to overcome this issue (flyback converter) [21]. It may be achieved with a high current for high power
uses, which is not the most efficient. Other attempts have been made by using a single switch with a
forward and tapped inductor connected converters are proposed for high voltage gain [22–24]. Though
these converters have a controlled degree of freedom through the transformer turns ratio adjustment,
considering the transformer size, the converter is large. The high voltage gain quadratic converters
are the next choice in this group [25,26]. However, a quadratic converter has high voltage stress
across the first semiconductor, resulting in it being more efficient than the classical converter. The
impedance (using two inductors and two capacitors) source-based converter handles the buck-boost
voltage conversion with high gain; however, it needs a high voltage-handling power switch to operate
shoot-through and not shoot-through operation. A high voltage gain integrated boost and flyback
converter is proposed by [27] using the leakage inductor energy recirculation in the switch-off period;
however, this method suffered from pulsating input currents.
The converter topology accumulated with a coupled inductor produces a high step-up conversion
with high efficiency [28,29]. Here, the voltage gain is dealt with by changing the converter switch
turns ratio like isolated type converters. Though this topology obtains a high gain, due to the coupled
inductor-leakage inductance, the switch may suffer a high voltage spike. The passive and active
clamping approaches have been established [30] by adding a coupled inductor for the high voltage
conversion ratio; however, this converter is inefficient in terms of cost and size. The other choice
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is adapting a switched capacitor in the switching-mode converter for the high voltage gain [28,29].
Due to the pulse shape, the input current of the converter leads to a weak load and line regulation
problems. The voltage-doubler concept in converters [30–34] can provide a high voltage gain with
the coupled inductor. Here, the switching frequency is less than an inductor magnetizing current
frequency, which is not suitable for reliable operation. Recently, using the single switch in DC-to-DC
power converters, various research papers have been published to derive high voltage gain without
using a higher duty ratio [35–40]. The authors in [33] proposed a 2D/1-D voltage gain single switch
buck–boost converter with low input current ripple and appropriate voltage gain. Nevertheless, it
has the discontinuous current in the input side. In paper [37], a transformerless high voltage gain
buck–boost was proposed with a voltage gain of 3D/1-D; though this converter has a discontinuous
input current. A quadratic DC–DC buck–boost converter with single-switch topology is presented
in [39] for widespread voltage conversion. The high step-up single switch converter is recommended
for PV-based grid applications [30]. However, in this converter, the low-level input voltage habitually
roots massive input current and higher current ripples. This large amount of current affects the power
switch during the higher duty ratio operation, causing a large conduction loss. Recently, Banaei et al.
proposed a converter using a single switch with less switching voltage stress. Even though the
converter can maintain the continuous input current for all duty ratios, the primary power switch
voltage stress is strictly equal to the converter output voltage, which caused high conduction losses [38].
In [40,41], the single switch Cuk topology uses an extra inductor and capacitor to provide the extra
voltage. However, in this topology, when diodes are operating with higher current and voltage, the
diode reverse recovery current is predominant, which increases the switching losses. Among all
converter topology, the cascade boost converter type is proficient in obtaining a higher gain with
minimal duty ratio for the full range of voltage gain [19]. Nevertheless, the main switch has higher
voltage stress in this topology.
Based on this discussion, and although several single switch boost converter topologies are
proposed in the literature, their major approaches are concerned with the use of less magnetic
elements, size, weight, conduction losses and cost-savings for the inductors. These approaches have
higher voltage stresses on their switch (nearly the same as their output voltage). Therefore, these
converters still have significant challenges, such as high step-up requirements for the larger duty
ratio, output diode reverse recovery complication, higher switching voltage stress and satisfactory
efficiency. Integrating the classical DC-to-DC converter is a better choice than modifying an existing
converter. However, while cascading those classical converters with additional boosting capability,
reducing the power switches and passive elements leads to an appropriate converter circuit size as
well as cost reductions. With that aim, in this paper, we propose a DC–DC converter topology by
integrating the conventional boost and Cuk converters with high voltage gain. Our proposed topology
uses only one power switch with higher static voltage gain when compared to other conventional
converters. Our proposed converter delivers voltage using two series-connected identical capacitors
connected in parallel with the converter circuit. In this paper, we also deal with the maintenance
of the capacitor balancing. The detailed converter mode operation, analysis, design, small-signal
analysis and analytical switching losses were deliberated. The MATLAB/Simulink simulation and PIC
microcontroller-based experimentation results for the integrated converter shows the advantages and
practicality of the proposed converter.
The paper is organized as follows: Section 2 describes the proposed hybrid converter design
and its mode of operation. Section 3 describes the converter components design and small-signal
analysis. Section 4 explains the design procedure and components. The simulation, experimentation
and comparison with other similar topologies are discussed in Sections 5 and 6. The conclusion is
given at the end of Section 7.
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2. Topology and Operation of Proposed Hybrid DC–DC Converter
The proposed integrated hybrid converter combines the conventional boost converter and classical
Cuk DC-to-DC converter. The method used for the design of the proposed hybrid converter topology
is illustrated in Figure 1. Figure 1a,b shows the typical conventional boost converter and classical
Cuk converter, respectively. In both of these converters, the input inductor, power switches and input
source are organized in the same way. Hence, there is an opportunity to merge these two converters by
keeping the power switch and input inductor commonly on the input side. Except for the input side
boost inductor (L1) and the power switch T, the rest of the circuit is connected precisely in parallel with
each other. Hence, the output side two capacitors (C1 and C3) are placed across the load. This hybrid
structure increases the voltage gain by complementing the benefits of boost and Cuk converters. The
converter provides continuous current mode operation with the help of a single power switch, which
provides less voltage stress on the controlled switch and diodes.
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• Mode-I [ta–tb], presented in Figure 2a. During mode-1, when t = ta, the power switch T is turned ON
and inductors (L1 and L2) are charging until tb. In the same interval, the capacitor C2 is discharging
through T, and inductor L2 as the diodes (D1 and D2) are blocking concerning VC1 and VC2.
• Mode-II [tb–tc], illustrated in Figure 2b. During mode-1, when t = tb, the power switch T is in the
OFF state. Now the capacitor C1 voltage (VC1) is higher than VC2. Hence, after tb interval, the C2
is charging and inductors L1 and L2 are discharging. It is happening throughout tb to tc. In the
course of this period, diode D2 is continuously conducting since diode D1 is still in reverse bias.
• Mode-III [tc–td], presented in Figure 2c. During this mode, the power switch T remains OFF as
well as the VC1 is equal or lesser than VC2. Here, both the inductors L1 and L2 are discharging,
and C1 and C2 are charging via L1. Hence the diode D1 and D2 are conducting and delivering the
current to load.
The proposed hybrid DC-to-DC converter operation mode waveforms are presented in Figure 3.
In mode-I, the power switch T is ‘ON’ and turned ‘OFF’ in mode-II as well as mode-III. The proposed
converter duty ratio versus voltage gain performance was compared to boost and Cuk converters.
Figure 3b displays the voltage gain versus duty ratios for boost, Cuk and the proposed hybrid converter.
Based on the plot, it can be seen that the proposed hybrid converter has a better voltage gain ratio
when compared with the boost and Cuk converter, respectively. In addition to the extended voltage
static gain, the proposed topology achieves lower voltage stress across the power switch and diodes,
when compared to a boost converter.
The power switch voltage stress is equal to the peak voltage across the capacitor C1. Hence,
voltage stress across the power switch T was lower than the total output voltage. The voltage stress
of D1 and D2 is equal to the voltage across the power switch T in the OFF state. Hence, the diodes’
current rating requirement was lower than power switch T. In the classical boost converters for both
Cuk and boost, the power switch and diode need an equal rating. In the higher gain operations, the
classical converter needs a higher duty cycle than the proposed converter. Therefore, the voltage stress
for switch and diode are higher. Hence, the proposed converter efficiency in the higher gain operation
is better than the conventional boost converter.
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In gen ral, for any DC-to-DC convert r, the input inductor selection is carried out dependi g
on the converter conduction mode, load current requirement, and it is desirable to c nfirm the least
output current ripple. Henc , the input inductor L1 value was cho en with minimal current ripple ∆iL.
The inductor c rrent, iL for the proposed conv rter is supplied from either a PV or DC source (VPV or
Vin). When the converter recei es a supply voltage from the input s urce, the converter pow r switch
T is turned ON, and inductor curre t iL1 is de ived as follows. Applying Kirchhoff’s voltage law in
mode-I [ta–tb], the capacitors curr nt iC1 and iC2 a derived as
−VPV + vL1 = 0⇒ vL1 = VPV
−vC2 + vL2 + vC3 0 vL2 vC3 vC2
(1)
Energies 2020, 13, 2312 7 of 24
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During mode-II [tb–tc], when the power switch T is in OFF, the coil transfers energy to the
capacitors C1 and C3. As a result, from loop 1 and loop 2, it can verify that
−VPV + vL1 + vC2 = 0⇒ vL1 = −vC2 + VPV
vL2 + vC3 = 0⇒ vL2 = −vC3
vC2 = vC1
(4)
From loop 1 and loop 2 (mode-II Figure 2b), the capacitor current iC1 and iC2 are derived as follows,
iC1 = iD1 − iO















(vC(T) − vC(0)) (6)
during steady-state condition VC(T) = VC(0). Hence, the average value of the current capacitors is null.
Also, the inductor coils average voltage is zero, since vL(t) = L
diL(t)
dt . The currents in the inductors and
voltage in the capacitors tend to be approximately constant. The power switch is in the ON state for a
percentage of the period (δT) and OFF during the next state (δT-T). Here, T is the total switching time.
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The mean value of the capacitor C1 current (iC1) is displayed in Figure 7. From the capacitor
















Energies 2020, 13, 2312 9 of 24





Similarly, when the power switch T is turned OFF, the diode D2 current is calculated as








The current of the power switch T can be written as




3. Scaling Converter Components Design
The proposed hybrid converter reactive components, inductors coil (L1 and L2) and capacitors
(C1, C2 and C3), are calculated for maximum values as the power switch T should support both the
converter voltage and current.
3.1. Design of Inductors
The inductor coil (L1 and L2) values calculation and current limitation analysis are observed by
precise variation concerning the average value shown in Figure 8. The differential equation of inductor
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∆tL + iL(t0) (21)









Using the instantaneous inductor voltage equation, the inductor voltage will be
vL1 =
{
VPV, nT < t < nT + δT
VPV −VC1, nT + δT < t < (n + 1)T
(23)
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VC1 −VC3, nT < t < nT + δT
−VC3, nT + δT < t < (n + 1)T
(25)





3.2. Design of Capacitors
The calculation of capacitor values C1, C2 and C3 are given below. The changing and discharging
variation around the average value is shown in Figure 9.
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Similar to the calculation of inductors, the capacitor variation is calculated using Equation (27)









ith the instantaneous value of the capacitor current over a certain period, the value of the
capacitor can be calculated. For capacitor C , the current is given by:
iC1 =
{
−I0, nT < t < nT + δT
I0 δ1−δ , nT + δT < t < (n + 1)T
(29)





The capacitor current C2 is given by
iC2 =
{
−I0, nT < t < nT + δT
I0 δ1−δ , nT + δT < t < (n + 1)T
(31)
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For capacitor C3, the current does not show instantaneous values and is nearly constant during
the switching state. The behavior of capacitor C3 is opposite capacitors C1 and C2. When controlling
the power semiconductor switch for the driving load variation, capacitor charge ∆Q is related to the
inductor current ∆iL2/2 and time is taken T/2.





















In the dynamic condition, capacitors C1 and C3 values are deliberate in this section. The calculation
is computed by including the sudden change in drive load resistance. Output voltage in the dynamic
operating region is determined using the equivalent circuit (Figures 10 and 11), assuming that the
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In a dynamic case, while changing the converter duty ratio, the inductor current increases coil
rapidly. Hence, the ∆t1 value needs to calculate, in detail, from the response of iLI(s), which displays
the input current of the response when rapid changes occur in output current io(s). At time ∆t2, the











For calculation straightforwardness, it is assumed that the current has equal settling times.
In terms of the energetic properties, the proposal converter is similar to the boost and Cuk
converters. The proposed converter input inductor, power switches and input source are organized
the same way as the classical boost and Cuk converters. Except for the input side boost inductor (L1)
and the power switch T, the rest of the proposed converter circuit elements are connected precisely in
parallel with each other and on the output side, two capacitors (C1 and C3) are placed across the load.
Therefore, the proposed converter increases the voltage gain by combining the benefits of boost and
Cuk converters.
Energies 2020, 13, 2312 12 of 24
3.3. Small Signal Analysis of Hybrid DC–DC Converter
The average equivalent circuit model of the proposed hybrid DC–DC converter was derived and
is presented in Figure 10. The circuit analysis was derived for the switch in both the ON and OFF
period. The initial conditions were an approach to obtain the average value of the coil; the current
remained the same.
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By the application of mesh law to the circuit in Figure 10, we can verify that{
−VPV + vL1 + rL1IL1 + RDSoniT = 0
vC2 − vL2 −RDSoniT − vc3− rL2IL2 = 0
⇒
{
vL1 = −VPV − rL1IL1 −RDSoniT
vL2 = vC2 −RDSoniT − vC3 − rL2IL2
(41)
{
−VPV + vL1 + rL1IL1 + vC2 + VD2 + RD2iD2 = 0
vL2 + rL2IL2 + vC3 + VD2 + RD2iD2 = 0
⇒
{
vL1 = −VPV − rL1IL1 − vC2 −VD2 −RDSoniT
vL2 = −rL2IL2 − vC3 −VD2 −RD2iD2
(42)
−VPV + vL1 + rL1IL1 + vC1 + vD1 + RD1iD1 = 0 (43)
vD1 = vD2, RD1iD1= RD2iD2, vC2= vC1
From the waveform vL1 and vL2,
VL1A = VPV RDsonIT − rL1IL1 (44)
VL1B = VPV − rL1IL1 −VC1 −VD2 RD2ID2 ( )
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VL2A = VC1 −RDSONISC −VC3 − rL2IL2 (46)
VL2B = −rL2IL2 −VC3 −VD2 −RD2ID2 (47)
The analysis of converter input to output relation is calculated with losses and approximated with
ideal semiconductor devices. The output voltage expressions of the converter were derived and are
given below.




VL2 = 0⇒ VC3 =
δ
1− δ
(VPV − rL1IL1) − rL2IL2 (49)












where rL1/R0 = rL2/R0.
Figure 12 illustrates the voltage output gain versus the duty cycle for the proposed hybrid
converter. The Figure indicates the ideal condition (rL1/R0 = 0), where losses need to be introduced in
the circuit (the gain for unit value goes to zero, as expected) and other operating conditions rL1/R0 =
rL2/R0 = 0.0001 to 0.76, where near 0.76 duty cycle, the converter gain approaches six times boosting
(V0 = 6Vin).
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3.4. Analysis of Losses
The losses of each indictor L1 and L2 are denoted from internal resistors rL1 and rL2, respectively.
Thus, the losses in rL1
































∆iL2 = 0.1IL2 (52)
Since both the inductors are identical, ∆iL1 = 0.1IL1 (53)
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Two kinds of losses in the semiconductor are driving and switching.
3.5. Conduction Losses in the Diodes






vD(t)iD(t)dt = VDID + RDI2Drms (54)
vD(t) = VD + RDiD(t) (55)
Specific to the case of the diode, for mode-2 operation:
























Pi = VD1I0 + RD1
 I0√
(1− δ)
2 ⇔ RD1 = (p32 Pi −VD1I0) (1− δ)I20 (59)









The component selections and other design parameters of the proposed converter at the power
range of 150 W were calculated and are presented. The input power was considered a DC-fixed source.
The general diagram of the converter design flow chart is shown in Figure 13.
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To illustrate the numerical values of converters, capacitor and inductors, the below parameters
were fixed for the converter design.
i. The input power Pin = 150 W, for Vin = 24 V, Iin = 6.2 A;
ii. Power of the converter, Pi = 150 W;
iii. Input voltage converter Vin = 24 V;
iv. Duty cycle is fixed as δ = 0.8;
v. The converter output voltage, Vo = 104 V;
vi. The output current and inductor current were expected to be I0 = 1.11 A and IL1 = 4.25 A,
respectively;
vii. The capacitor C1 and C3 voltages were calculated as VC1 = 110 V and VC3 = 104 V;
viii. The general typical value sizing of capacitor C1, C3 and L1, L2 was calculated as ∆iL1 = 10% IL1,
hence for L1 = 1 mH, the change in this was ∆iL1 = 0.425 A. The same changes can be seen for
∆iL2 = 10% IL2, L2 = 1 mH and ∆iL2 = 0.14 A;
ix. When the change in the capacitor ∆VC1 was 1% VC1, the capacitor C1 value was 100 µF and
∆VC1 = 1.10 V. Similarly, for ∆VC2 = 1% VC2, C2 = 100 µF, ∆VC2 = 1.04V and ∆VC3 = 1% VC3,
C3 = 2 µF,∆VC3 = 0.08 V;
x. For the power semiconductor switch, the maximum open-circuit voltage was Vsmax = 100 V,
Vsmax = 95 V;
xi. Diodes D1 and D2, Vsmax = 100 V, Vsmax = 95 V.
The D1 and D2 can ensure a voltage of 100V, which ensures the safety factor of the converter.
The converter can support a maximum current of six amps. When using six amps, the current safety
factor is reduced to 60%–65%. Hence, the semiconductor must be selected to withstand the converter
to provide maximum currents and voltages with a safety factor around 50%. The n-type reinforcing
MOSFET is better chosen for providing the safety factor, and the proposed converter design uses
the same [35]. The diodes (D1 and D2), and MOSFET switching losses and conduction losses were
calculated and given in Equations (61)–(73).
Conduction losses of the diode D1 and D2:
PD =
∫



















PD1 = VD1iak1+RD1I2akrms1 (64)
PD2 = VD2iak2+RD2I2akrms2 (65)









Conduction losses of the MOSFET:
PMOSFET Conduction Loss = RDS_ONiMOSFET rms (68)













Total switching losses for the proposed converter is:











tON = tr(iMOS)+ tf(VMOS) (72)
tOFF = tf(iMOS)+ tr(VMOS) (73)












where Pi = input power and
∑
PT = Total losses (P Diode2 Con.Losses + PDiode2 Con.Losses +
PMOSFET switching loss + PMOSFET Conduction Loss).
5. Simulation Results
The hybrid DC–DC converter operation and performance estimation were modeled in the
MATLAB/Simulink simulation platform and waveforms were presented. The simulation specification
and parameter were as follows: The input power = 150 W, input voltage of the converter (Vin) = 24 V,
maximum duty cycle δ = 0.8 and switching frequency fs = 10 kHz. The converter input and output
inductors were L1 = 1 mH and L2 = 1 mH receptivity. The capacitors were C1 = 100 µF, C2 = 100 µF
and C3 = 2 µF. Figures 14–17 show the proposed converter simulation results for 10 kHz switching
frequency and 80% duty cycle, and the results confirm the theoretical values. The converter duty cycle
was fixed to be equal to or less than 0.8 to minimize the conduction losses. From Figure 14, when the
converter duty cycle was fixed at 0.8 with 24V input voltage, the converter delivered an output voltage
of 124 V (5.166 times higher than the input voltage). During the continuous conduction mode, the
inductance L1 current was limited within the saturation limit in the range of 3 to 4.5 A and maintained
the converter input current. Figure 15 displays the input current, as well as voltage across the power
switches, and Figure 17 shows D1 and D2 voltages, VD1 and VD2, respectively, during the switching
period. From the results, it could be seen that during the time of switching, the switches (MOSFET
and diode) were maintained with their maximum allowable voltage as 100 V. It was verified that
the voltage across the switches was less than that of the converter. From the iL2 and VD2 simulation
results, it can be seen that the proposed converter maintains a continuous current capability. Figure 16
shows the simulation waveforms for the inductor current iL1 and inductor current iL2. From this
waveform, it is seen that the inductors were charging uniformly and delivering the current in the
continuous conduction. Figure 17 illustrates the voltage across the power diode, VD1 and VD2. When
the duty cycle was reduced to 0.6, the converter performance, switching reliability and continuous
current capability were linear. Hence, the proposed converter has a wide range of controllability with
a controlled degree of freedom to avail wider voltage outputs. The simulation was also performed
in transient conditions (changing load and sudden change in the duty cycle). During this transient
period, the output voltage and current through iL1 changed with a small transient period and after
reaching the continuous conduction and maintaining the constant output voltage.
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The proposed single switch hybrid DC–DC converter is compared with conventional converters
(boost and Cuk) for different duty cycles from the range zero to one. The switching frequency and
other circuit components for this evaluation were taken as being the same as the proposed converter
values are given in the design (see Table 1). As expected, the proposed converter voltage gain was
more than the boost and Cuk converter duty cycle. Figure 18 shows the voltage gain comparison of
boost and Cuk with the proposed converter.
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6. Experimental Results
To confirm the experimental performance of the proposed hybrid DC–DC converter, the
experimental laboratory setup was developed in collaboration with a Peripheral Interface Controller
(PIC) microcontroller, as shown in Figure 19. To verify the theoretical and simulation results, the
experimentations were conducted with similar values considered in the simulation studies. The
converter was a 150 W circuit with parameters as listed in Table 1.
Similar to the simulation verification, the converter duty cycle was fixed as equal to or less than
0.8 to minimize the conduction losses. While testing the converter, the input DC source was fixed to
generate constant input voltage and power as 24 V and 150 W range. As seen in Figure 20, while the
converter duty cycle was fixed as 0.8, the corresponding output voltage was observed to be 122 V
(closer to the simulation results). Figure 21 shows the converter input current and output voltage.
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During the DC-to-DC conversion period, the converter maintained the continuous conduction
with the inductance L1 current saturation limit range of 3 to 4.5 A, as depicted in Figure 22. Hence,
the power switch was secured against the high rising current by maintaining the converter input
current inductance L1 current saturation limit, which ensures the converter reliability against the input
source. Similarly, from Figures 23 and 24, during the time of switching, the MOSFET and diode were
maintained with their maximum allowable voltage as 100 V, which was smaller than the converter
output voltage (102 V). Here, during the switching period, the voltage across the main power switch
was 100 V, and diode D1 and D2 were equal to VD1 = 100 V and VD2 = 95 V, respectively. During the
entire mode of operation, the inductor current iL1 and iL2 maintained the identical current profile,
which maintains the voltage balance between C1 and C2. Figure 25 shows the experimental waveform
of the input inductor current, iL1 and voltage across iD2 the power switch for input voltage 24 V and
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Figure 22. The experimental waveform of input current and output voltage for input voltage 24 V and
0.8 duty cycle.
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Figure 23. The experimental waveform of input current and voltage across the power switch for input
voltage 24 V and 0.8 duty cycle.
Nex , the converter was operated by changing the duty ratio to observe transient operation
behaviour. For the period of transient operation, the converter load was kept constant as the previous
value. During the trial, the switching duty-cycle varied from 0.8 to 0.5. During this period, likely the
output voltage decreased and stabilized after a few milliseconds. A similar response happened in the
inductor current iL1 and preserved in the converter in continuous conduction.
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To validate the comparison of the theoretical and experimental results, the converter continuous
conduction mode(CCM) state voltage gain was plotted concerning the variation duty ratio from 0.2 to
0.8 (see Figure 26a). From the results, it can be seen that the experimental values are very close to the
theoretical calculations. Finally, the efficiency of the proposed converter was found under full load.
The calculated experimental maximum efficiency of the proposed converter at 0.8 duty cycle is 92.2%.
The calculated experimental maximum efficiency of the proposed converter is 92.2%. Figure 26b shows
experimental power loss distribution operating at the rated condition. During duty ratio δ = 0.8, the
semiconductors (D1, D2 and MOSFET) switching losses were calculated as 0.4 W, 0.5 W and 1.2 W
using equations (61)–(74). Hence, the total switching losses for the converter was 2.1 W. Similarly, the
conduction of the power switches and other circuit parameters losses were observed. In the overall
power distribution losses, the MOSFET switching loss and conduction loss alone are about 52%. As
presented in Figure 26b, the I2R losses in the MOSFET, diode and the snubber circuitry losses were
accounted for as significant losses. Nevertheless, the proposed converter voltage stress reduction helps
to choose the lower voltage-rating switch, and hence conduction losses are expected to reduce.
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Key Performance Comparison
For validating the proposed converter performance, Table 2 shows the comparison with other
similar converters. According to the table, the proposed converter provides a better voltage gain with
a single active switch, and normalized voltages stress of semiconductor devices is less when compared
to other converters. Based on the presented analysis and discussions, results and comparisons confirm
the functionality and advantages of the proposed converter.















Switches used 1 2 1 1 1 1
Diodes used 5 2 2 3 1 2
No. of Inductors used 3 2 2 3 2 2
No. of capacitors used 3 2 3 3 3 3











(1−δ) Vin VO =
1+δ
1−δ VPV
Efficiency 91% 90% 91% 90% 92% 92.2%
The voltage stress on the
active switch Moderate Less High Less High Moderate
7. Conclusions
The high voltage gains and highly efficient single switch hybrid non-isolated DC–DC converter is
shown in this paper. The proposed topology was derived by integrating conventional boost and Cuk
converters. This topology produced a non-inverting output in continuous input current mode with a
single switch having high voltage gain (≈5.116 gain). When compared with the classical boost and
Cuk converters, the proposed topology facilitates a substantial voltage gain with comparable lower
switching stress. The steady-state analysis under the CCM condition and design calculation for the
proposed hybrid was discussed in detail.
Finally, the validation test done with the proposed converter privileges, the voltage gain, power
switch voltage stress and elements used in the circuit simulation studies were presented. Characterize
the proposed topology for its obtained performances, PIC microcontroller based real-time experimental
setup was realized under the power rating of 150 W with an efficiency of 92.2%. Experimental results
confirmed the practicability in real-time applications needs.
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